Memory Coalescing

Shared Foundations · Execution Hardware · memory-coalescing.yaml

Lanes whose addresses fall in one cache line are served by a single transaction. Scattered addresses become one transaction each, which is the difference between using and wasting the memory bus.

Colour is the family; a dashed line is the second member of it.

Drag to pan · scroll to zoom · click a node to open it
G memory-coalescing Memory Coalescing simt SIMT memory-coalescing->simt the lanes must issue their loads in the same cycle

This node

References